





Newton Intel Skylake-U Platform UMA Block Diagram (Windows)





SUSB# TP50
SUSC# TP51

PCH Pull-high/low(CLG)



For DS3 Sequence






PLTRST#(CLG)



Check Q2010 Rise/Fall time less than 100ns




System PWR_OK(CLG)







 PROJECT : LIS Quanta Computer Inc.	
Size	Document Number 05 – SKYPAKE 6/20 (POWER-1)
Date:	Monday, November 09, 2015 Sheet 5 of 43





Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_IPB}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed






Cannonlake-U use, SKL-U
un-install.

Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

Processor Strapping			
	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable: No physical DP attached to eDP	Enable: An ext DP device is connected to eDP	

+3V_DEEP_SUS (2,4,11,12,14,15,16)
 +3V (2,4,11,12,13,14,15,16,17,18,19,20,21,22,23,25,26,27,28,29,30,32,34,38,40)
 +3VSS (4,12,15,16,18,21,22,24,25,29,33,38,40,41,43)



GPIO Pull UP




PCH SPI ROM(CLG)

Vender	Size	P/N
EON	8MB	AKE3EZNOQ01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFPN07 (W25Q64FVSSIQ)
Socket		DFHS08F5023


Need place to TOP



PCH SPI ROM(CLG)








SMBus/Pull-up(CLG)




+3V_DEEP_SUS (2,4,10,12,14,15,16)
+3V (2,4,10,12,13,14,15,16,17,18,19,20,21,22,23,25,26,27,28,29,30,32,34,38,40)

Functional Strap Definitions




DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET



**PROJECT : LIS**
Quanta Computer Inc.

Size	Document Number	11 - SKYPAKE 15/20(HDA)	Rev	1A
Date	Monday, November 06 2015	Sheet	11	of 43

Q24,10,11,13,14,15,16,17,18,19,20,21,22,23,25,26,27,28,29,30,32,34,38,40)
+3V,DEEP_BUS (2,4,10,11,14,15,16)



PCI-E Port Mapping Table


PCI-E Port	Function	CLK RQ Port	Function
Port1	Un-used	Port0	Un-used
Port2	Un-used	Port1	Un-used
Port3	Un-used	Port2	WLAN
Port4	WLAN	Port3	LAN
Port5	SSD(PCIE_3)	Port4	Un-used
Port6	SSD(PCIE_2)	Port5	Un-used
Port7	SSD(PCIE_1)		
Port8	SSD(SATA)		
Port9	LAN		
Port10	Un-used		

USB3.0 Port Mapping Table


USB3.0	Function
PORT-1	USB3.0 Conn-L
PORT-2	NC
PORT-3	USB3.0 Conn-R
PORT-4	NC

USB2.0 Port Mapping Table


USB2.0	Function
PORT-1	Cobime USB3.0 Conn-L
PORT-2	Cobime USB3.0 Conn-R
PORT-3	Camera
PORT-4	Cardreader
PORT-5	NC
PORT-6	NC
PORT-7	BT
PORT-8	NC
PORT-9	NC
PORT-10	NC

**PROJECT : LIS**
Quanta Computer Inc.

Size	Document Number	12 - SKYPAKE 16/20 (PCIE/USB)	Rev	1A
Date	Monday, November 16, 2015	Issue	12	of 43




RTC Circuitry(RTC)





External Crystal and Green Clock

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U, needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.




Skylake (GPIO)




Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
Touch SKU(ISH)	0	0	0	0	0	1
Non-Touch(ISH)	0	0	0	0	0	0
Touch SKU(I2C)	0	0	0	0	1	1
Non-Touch(I2C)	0	0	0	0	1	0
SIT2 Touch SKU(I2C)	0	0	0	1	1	1
SIT2 Non-Touch(I2C)	0	0	0	1	1	0
TBD						

HDA Bus(CLG)



* Please be noted ISH_GP[0:7] (Multiplexed with GPP_A12, GPPA17, GPP_A18:23) are in PCH Primary Well Group A, when eSPI (Multiple xed withGPP_A[0:15]) is enable, VCCPGPPA should be supplied by 1.8V. That means the signaling level of all the Primary Well Group A signals including ISH_GP[0:7] will be 1.8V.



Proposed location must be under the keyboard (TOP side)

**PROJECT : L18**
Quanta Computer Inc.


Size	Document Number	Rev
	14 - SKYPAKE 19/20 (GPIO)	1A
Date	Monday, November 09, 2016 10:01	14 of 43






Size	Document Number	Rev
	17 – DDR3 DIMM0-STD(4.0H)	1A
Date:	Monday, November 09, 2015	Sheet 17 of 43


LCDVCC




Back light




GFX_PWR_SRC






Touch Panel





Touch Panel VCC Control




CCD+MIC+LOGO+WLAN LED CONN






EMI reserve for HDMI





HDMI HPD SENSE





PROJECT : LIS
Quanta Computer Inc.

Size	Document Number	Rev
	HDMI CONN	1A
Date: Monday, November 05, 2015		Sheet 19 of 43






HDMI CONN




ALC3245




LANVCC



Transformer



RJ45 Connector









3






SDO to setup address
 1. 0x12



USB 3.0 Port L-side




USB 3.0 Port R-side









FAN CONN







Thermal Sensor





CPU PTC circuit




























		PROJECT : L18	
		Quanta Computer Inc.	
Size	Document Number	All Power Good	
Monday, November 08, 2015			
Date:	Sheet	30	of 43









Vinafix.com



Stuff NUT Location:




EC-DV-08
EC-SIT2-10





PROJECT : LI8
Quanta Computer Inc.


Size A	Document Number	Rev 1A
Date:	Monday, November 09, 2015	Sheet 31 of 43


Screw Hole



















5	4	3	2	1
---	---	---	---	---







PROJECT : LI8

Quanta Computer Inc.

CustomDoc		<Rev>
Size	Document Number	Rev
Date: Monday, November 09, 2015		Sheet 42 of 43


[illegible]



LI8E Schematic EC Tracking Record A to B (SDV/FVT Planar) version

EC #	Page	Description	Part Affected
EC-DV-01	18	Change LCD conn type to FPC	CN11
EC-DV-02	22	Modify the LAN power switch soft start.	Q13,R451,R478
EC-DV-03	24	Modify the WLAN power switch soft start.	Q12,R145,R479
EC-DV-04	18	Modify the Touchscreen power switch soft start.	Q8,R123,R480,C144
EC-DV-05	18	Modify the CCD power switch soft start.	R302,R314,R481,C302
EC-DV-06	26	Cancel the EC reset IC for cost saving	U15,C338,C332,R369
EC-DV-07	13	Change to popular value of resistance	R308
EC-DV-08	31	Change Nut to big one	H19,H20
EC-DV-09	16	Remove the surplus reserved part	U27
EC-DV-10	18,19,21,22,25,29	Change ESD solution	TOP: SRV1,SRV2,SRV3,SRV4,C172,C229,SC6,SC8,SC4,SC5,SC1,SC2,SC3 BOT: C404,C368,EC31,SRV5,C415,C416,SC30,SRV6
EC-DV-11	21,26,27	Remove the surplus ESD part	C225,C235,C236,SC26
EC-DV-12	28	Reserve footprint for ESD	RV4,RV5,RV6,RV7
EC-DV-13	17	Stuff for EMI solution	EC22,EC18,EC15,EC25,EC20,EC14,EC26,EC24,EC19, EC12,EC13,EC11, EC21,EC16,EC27,EC28
EC-DV-14	27	Fine tune the thermistor citcuit.	C434,D7,R237
EC-DV-15	10	Modify the LPC_CLK path.	Del:R173,EC10 Add:R482
EC-DV-16	20	Add pull down RES and reserve pull up RES	R483,R484
EC-DV-17	19	Modify the HDMI ESD routing	U1,U2
EC-DV-18	18	Modify the Touchscreen power state to +3V	Q8,R123,R480,C144,Q9,R100
EC-DV-19	07,05	Change Cap height to H=0.9	C131,C110,C95,C66,C102,C103,C109,C307,C306,C125,C90,C89,C124, C108
EC-DV-20	18,26	Change backlight path pass through EC.	R485,R486
EC-DV-21	28,29	FFC connector to Koycera new type	CN5,CN4,CN9
EC-DV-22	21	Change RES value for PCBEEP issue	R247,R248
EC-DV-23	4	Change transistor source to avoid single source issue. and meet ECSL.	Q4
EC-DV-24	20	Remove RFID EEPROM due to virtual RFID implementation	U12,R260,C250,R274,D8,D9
EC-DV-25	26	Stuff ISH to EC I2C pull up resistor.	R410,R414

EC #	Page	Description	Part Affected
EC-DV-P01	33,37,41,38,39,40	Change short pad	PJP1,PJP2,PJP4,PJP5,PJP6,PJP7,PJP8,PJP9,PJP14,PJP16,PJP17
EC-DV-P02	40	For Combustion Test	PQ37A,PQ37B,PQ30,PR228,PR229,PR231,PR232
EC-DV-P03	35,36	ME height limit change choke high degree	PL1,PL6
EC-DV-P04	32	Follow ECSL change diode vendor	PD2,PD3
EC-DV-P05	43	Follow ECSL change diode vendor	PQ4,PQ6,PQ8
EC-DV-P06	34	Follow ECSL change diode vendor	PR122,PR136,PR150,PR165
EC-DV-P07	43	Save layout space	PQ23A,PQ23B
EC-DV-P08	32	Customer request reserve	PR234
EC-DV-P09	35	CPU MOS bom change	PQ14
EC-SIT-P01	33	Add debug res	PR235
EC-SIT-P02	36	Remove MOS for placement	PQ22
EC-SIT-P03	40	Follow ECSL	PU9,PU10
EC-SIT-P04	40	Add MOS for ECSL	PQ42,PR236,PR237,PC216
EC-SIT-P05	37	Reserved debug res	PR240
EC-SIT-P06	32	Change package for placement	PU3
EC-SIT-P07	39	For sequence request	PR151
EC-SIT2-P01	32 ~ 41	Change 0 ohm to short pad	PR235,PR188,PR86,PR83,PR88,PR92,PR9,PR10,PR1,PR6,PR173,PR127 PR113,PR117,PR12,PR57,PR41,PR144,PR139,PR26,PR142,PR224,PR110 PR227,PR219,PR241,PR225,PR77,PR76,PR157,PR209,PR202,PR211 PR212,PR172,PR167,PR33,PR32,PR34,PR67,PR71,PR74,PR58,PR63,PR35 PR31,PR27,PR233,PR205 change to PJP20
EC-SIT2-P02	32,40	Remove reserve parts	PC193,PC194,PU10,PC185,PC181,PC186,PC183,PC182,PU8,PC168 PR206,PR23,PR56,PR21,PR55,PR140,PR131,PC95,PU3,PQ11,PC7,PR20 PR45,PR18,PR44
EC-SIT2-P03	35	Add Vin cap	PC218
EC-SIT2-P04	34,37	Remove PR240(100K) and add PR242(100K)	PR240,PR242



PROJECT : LI5

Quanta Computer Inc.

Size

Document Number

Custom

EC Record A to B (power)


Rev 1A

Date: Monday, November 09, 2015

Sheet 46 of 54


LI8E Schematic EC Tracking Record B to C (SIT Planar) version

[illegible]

 <div style="display: inline-block; vertical-align: middle;"> PROJECT : LI5 Quanta Computer Inc. </div>				
Size	Document Number Custom	EC Record A to B		Rev 1A
Date:	Monday, November 09, 2015	Sheet	47 of	46


LI8E Schematic EC Tracking Record C to D (SIT-R Planar) version

[illegible]

 PROJECT : LI5 Quanta Computer Inc.	
Size	Document Number Custom EC Record A to B
Date:	Monday, November 09, 2015 Sheet 48 of 46 Rev 1A

LI8E Schematic EC Tracking Record C to D (SIT-R Planar) version

[illegible]

 PROJECT : LI5 Quanta Computer Inc.		
Size	Document Number Custom	EC Record A to B Rev 1A
Date:	Monday, November 09, 2015	Sheet 49 of 46

A vertical number line with four points labeled A, B, C, and D from bottom to top. An arrow points from point B to point C.

Size	Document Number Custom	EC Record A to B (power)			Rev 1A
Date:	Monday, November 09, 2015		Sheet	50	of 45